

FIG. 1




FIG. 2





FIG. 3





**FIG. 4** 

## FIG S

```
Delinquent Load 502
                                                                                                                                                                                                                                                                                                 % Capacity Miss
                                                                                                                                                                                                                                                                                                                                 67.64% / 97.38%
                                                                                                                                                                                                                                                                                                                                                                  20.04% / 47.88%
                                                                                                                                                                                                                                                                                                                                                                                               20.70% / 44.74%
                                                                                                                                                                                                                                                                               L3 Miss Rate /
                                                                                           Delinquent Load
                                                                                                            Delinquent Load
                                                                                                                                                                                                                                                                             L2 Miss Rate / % Capacity Miss
                                                                                                                                                                                                                                                                                                                                 48.06% / 82.78%
                                                                                                                                                                                                                                                                                                                                                                 63.55% / 86.51%
                                                                                                                                                                                                                                                                                                                                                                                              45.33% / 74.65%
                                                                                                                                                                                        basket_size++;
perm[basket_size] >a = arc;
perm[basket_size] ->cost = red_cost;
perm[basket_size] ->abs_cost = ABS(red_cost);
                                                                                                                                    if ((red_cost < 0 && arc->ident == AT_LOWER)
    (red_cost > 0 && arc->ident == AT_UPPER))
                                                                                    tail->potential
                                                                                                                                                                                                                                                                             L1 Miss Rate / % Capacity Miss
                                                                                                                                                                                                                                                                                                                                 99.95% / 99.98%
                                                                                                                                                                                                                                                                                                                                                                 80.92% / 97.60%
                                                                                                                                                                                                                                                                                                                                                                                              93.10% / 99.1%
arc = arcs + group_pos;
for ( ; arc < stop_arcs; arc += nr_group )
                                                                                 red_cost = arc->cost - arc->
arc-> head->potential;
                                               if( arc ->ident > BASIC
                                                                                                                                                                                                                                                                                                                               502
                                                                                                                                                                                                                                                                                                                                                                                              506
                                                                                                                                                                                                                                                                                                                                                               504
                                                                                                                                                                                                                                                                                                                              DelinquentLoad
                                                                                                                                                                                                                                                                                                                                                             DelinquentLoad
                                                                                                                                                                                                                                                                                                                                                                                          DelinquentLoad
```

510








FIG. 8

900




FIG. 9




FIG. 10